TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic

# TA1318N

### SYNC Processor, Frequency Counter IC for TV Component Signals

TA1318N is a sync processor for TV component signals.


TA1318N provides sync and frequency counter processing for external input signals.

These functions are integrated in a 24 pin dual-in-line shrink-type plastic package.

TA1318N provides  $I^{2}C$  bus interface, so various functions and controls are adjustable via the bus.


### Features

- Horizontal synchronization circuit (15.75 kHz, 31.5 kHz, 33.75 kHz, 45 kHz)
- Vertical synchronization circuit (525I, 525P, 625I, 750P, 1125I, 1125P, PAL 100 Hz, NTSC 120 Hz)
- Horizontal and vertical frequency counter
- Horizontal PLL
- Accepts 2-level and 3-level sync
- Accepts both negative and positive HD and VD
- Clamp pulse output
- HD, VD output (polarity inverter)
- Separated sync output
- Mask for the copy guard signal



#### Weight: 1.22 g (typ.)

### **Block Diagram**



### **Pin Functions**

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal		
1	HD2-IN	Inputs horizontal sync signal. Accepts input of both positive and negative polarity. Input signal from this pin is not synchronized.	1	Th: 0.7 V		
2	VD2-IN	Inputs vertical sync signal. Accepts input of both positive and negative polarity. Input signal from this pin is not synchronized.		or Th: 0.7 V		

### TA1318N

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
3	HD1-IN	Inputs horizontal sync signal. Accepts input of both positive and negative polarity. Input signal from this pin is not synchronized.		Th: 0.7 V
4	VD1-IN	Inputs vertical sync signal. Accepts input of both positive and negative polarity. Input signal from this pin is not synchronized.		Th: 0.7 V
5	Analog GND	GND pin for analog circuit blocks.		

Pin No.	Pin Name	Function	Input Signal/Output Signal	
6	AFC Filter	Connects filter for horizontal AFC. Voltage on this pin determines horizontal output frequency.		DC
7	HVCO	Connects ceramic oscillator for horizontal oscillation. Use Murata CSBLA503KECZF30.	$7$ $10 \text{ k}\Omega$ $5$	
8	V <sub>CC</sub>	VCC pin. Connects 9 V (typ.).		

TA1318N

Pin No.	Pin Name	Function	Function Interface Circuit				
9	DAC2 (H/C. SYNC output)	DAC2 output pin. In Test mode, outputs HD or composite sync signal to frequency counter. To improve the driving ability, it is possible to connect a resister (minimum: $2 k\Omega$ ) between this pin and GND. However, when the resister is added, the output DC voltage is down.		DC or H/C SYNC			
10	VD3-IN	Inputs vertical sync signal. Accepts input of both positive and negative polarity.		Th: 0.7 V			
11	HD3-IN	Inputs horizontal sync signal. Accepts input of both positive and negative polarity.		Th: 0.7 V			

TA1318N

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
12	CP-OUT	Clamp pulse (CP) output pin. Outputs CP generated by sync circuit.		5.0 V 0 V
13	HD1-OUT	HD output pin. Open collector output. HD1/HD2 input signal is output from this pin without synchronization. Polarity is switched by BUS write function.		or
14	Digital GND	GND pin for logic blocks.	_	_

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
15	HD2-OUT	HD output pin. Open collector output. HD1/HD2 input signal is output from this pin without synchronization. Polarity is switched by BUS write function.		or
16	SDA	SDA pin for I <sup>2</sup> C bus.	$(16) \xrightarrow{50 \Omega} 20 k\Omega \xrightarrow{20 k\Omega} \xrightarrow{50 \Omega} 50 \Omega \xrightarrow{20 k\Omega} \xrightarrow{50 \Omega} 50 \Omega \xrightarrow{50 \Omega} 50 $	

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
17	SCL	SCL pin for I <sup>2</sup> C bus.		
18	Address SW	Slave address switch pin. When this pin is connected to V <sub>CC</sub> (GND), used for DC/DD <sub>H</sub> (D8/D9 <sub>H</sub> ); when left open, DA/DB <sub>H</sub> .		9 V DC/DD 7.5 V DA/DB <u>1.5 V</u> <u>0 V</u>

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
19	SYNC2-IN	Inputs Y signal (Note 1) for sync separation circuit. Input via clamp capacitor.	(1)	White 100% = 1 $V_{p-p}$
20	DAC1 (V SYNC output)	DAC1 output pin. In Test mode, outputs VD or composite sync signal to frequency counter. To improve the driving ability, it is possible to connect a resister (minimum: $2 k\Omega$ ) between this pin and GND. However, when the resister is added, the output DC voltage is down.		DC or V SYNC 7 V

Note 1: The signal format for SYNC1-IN (pin 21) and SYNC2-IN (pin 19)

NTSC (525I/60 Hz), PAL/SECAM (625I/50 Hz), NTSC Double Scan (525I/120 Hz), PAL/SECAM Double Scan (625I/100 Hz), 525P/60 Hz, 750P/60 Hz, 1125I/60 Hz, 1125P/30 Hz

This IC doesn't have the sync-separation circuit for non-standard signals like weak strength signal, ghost signal and so on.

# <u>TOSHIBA</u>

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
21	SYNC1-IN	Inputs Y signal (Note 1) for sync separation circuit. Input via clamp capacitor.		White 100% = 1 $V_{p-p}$
22	VD1-OUT	VD output pin. Open collector output. VD1/VD2 input signal is output from this pin without synchronization. Polarity is switched by BUS write function. (Note) When HD PHASE will be changed, synchronized VD width will change. Use the start phase of VD.		Start phase or Start phase

Note 1: The signal format for SYNC1-IN (pin 21) and SYNC2-IN (pin 19)

NTSC (525I/60 Hz), PAL/SECAM (625I/50 Hz), NTSC Double Scan (525I/120 Hz), PAL/SECAM Double Scan (625I/100 Hz), 525P/60 Hz, 750P/60 Hz, 1125I/60 Hz, 1125P/30 Hz

This IC doesn't have the sync-separation circuit for non-standard signals like weak strength signal, ghost signal and so on.

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
23	VD2-OUT	VD output pin. Open collector output. VD1/VD2 input signal is output from this pin without synchronization. Polarity is switched by BUS write function. (Note) When HD PHASE will be changed, synchronized VD width will change. Use the start phase of VD.		Start phase or Start phase
24	DAC3	DAC3 output pin. Open collector output. In Test mode, outputs test pulse for shipping.		DC or test pulse for shipping

### **Bus Control Map**

#### Write Mode

#### Slave Address: D8/DA/DC<sub>H</sub>

Sub-Add	D7 MSB	D6	D5	D4	D3	D2	D1	D0 LSB	Pre MSB	eset LSB
00	H-FREQUENCY		HD1/VD1	-OUT SW	HD2/VD2	HD2/VD2-OUT SW		SEPA LEVEL		0000
01	DAC1		DA	C2	DAC3	TEST	HD1-INV	HD2-INV	1000	0000
02	V-FREQUENCY			CLP-PHS	FREQ DET SW		INPUT SW		1000	0000
03	HD PHASE						VD1-INV	VD2-INV	1000	0000

#### **Read Mode**

#### Slave Address: D9/DB/DD<sub>H</sub>

	D7 MSB	D6	D5	D4	D3	D2	D1	D0 LSB			
0	POR		V FREQUENCY DET								
1	HD-IN		H FREQUENCY DET								

### **Bus Control Functions**

### Write Mode (\*: Preset)

•	H-FREQUENCY (Horiz	*	uency)	
	Switches horizontal fi	· ·		
	(00): 15.75 kHz	(01): 31.5 kHz	* <u>(10): 33.75 kHz</u>	(11): 45 kHz
•	HD1/VD1-OUT SW (HD	1/VD1 output switch	)	
	Switches output from	pin 13/22. When set	to 00, 01, or 10, outp	outs HD/VD without synchronization.
	When set to 11, outpu	ts HD/VD from the s	ync circuit. (Note) Sy	nchronized VD width will change, when
	HD PHASE will be ch	anged.		
	*(00): HD1/VD1	(01): HD2/VD2	(10): HD3/VD3	(11): Synchronized HD/VD
•	HD2/VD2-OUT SW (HD	2/VD2 output switch	)	
	Switches output from	pin 15/23. When set	to 00, 01, or 10, outp	outs HD/VD without synchronization.
	When set to 11, outpu	ts HD/VD from the s	ync circuit.	
	* <u>(00): HD1/VD1</u>	(01): HD2/VD2	(10): HD3/VD3	(11): Synchronized HD/VD
•	SEPA LEVEL (Sync sep	aration level switch)		
	Switches sync separat	tion level of pin 19/21	. Set values are the	levels from sync tip. Sync separation level
	is changed according	to the ratio of H-SYN		period.
	* <u>(00): 10IRE</u>	(01): 15IRE	(10): 20IRE	(11): 25IRE (at 1125I/60)
٠	DAC1 (DAC1 control)			
	Controls 2-bit DAC (p	in 9).		
	(00): 1 V	(01): 3 V	* <u>(10): 5 V</u>	(11): 7 V
•	DAC2 (DAC2 control)			
	Controls 2-bit DAC (p	in 20).		
	* <u>(00): 1 V</u>	(01): 3 V	(10): 5 V	(11): 7 V
•	DAC3 (DAC3 control)			
	Controls open collecto	*		
	* <u>(0): OPEN (HIGH</u>	(1): ON (LO	W)	
•	TEST (Test mode)			
	Switches DAC1, 2, and	-	to test IC for shippin	g.
	* <u>(0)</u> : DAC outputs are			
	(1): DAC1 outputs V.	•	•	
	-	. SYNC or C. SYNC (		nter.
	DAC3 outputs IC	C test pulse for shippi	ing.	

- HD1-INV (HD1 output polarity switch)
   Switches HD1 output (pin 13) polarity. When set to 0, positive HD input is output as negative HD. When set to 0, output from the sync circuit is output as negative HD.
   \*(0): Normal (1): Inverse
- HD2-INV (HD2 output polarity switch) Switches HD1 output (pin 15) polarity. When set to 0, positive HD input is output as negative HD. When set to 0, output from the sync circuit is output as negative HD.
   \*(0): Normal (1): Inverse
- V-FREQUENCY (Vertical frequency switch (pull-in range)) Sets vertical frequency pull-in range, VD-STOP, or free-running frequency. Free-running frequency is controlled by H-FREQUENCY.

	Pull-in Range	Format/H (V) Frequency
*( <u>000</u> )	48~1281 H	1125P/30 Hz (33.75 kHz)
(001)	48~849 H	750P/60 Hz (45 kHz)
(010)	FREE-RUN	Free-running frequency is controlled by H-FREQUENCY. (00): 262 H (01): 525 H (10): 562 H (11): 750 H
(011)	48~637 H	1125I/60 Hz (33.75 kHz)
(100)	48~613 H	525P/60 Hz (31.5 kHz)
(101)	48~363 H	PAL/SECAM/50 Hz (15.625 kHz) PAL/SECAM double scan/100 Hz (31.5 kHz)
(110)	48~307 H	NTSC/60 Hz (15.734 kHz) NTSC double scan /120 Hz (31.5 kHz)
(111)	VP STOP	VD output is HIGH

• CLP PHS (Clamp pulse phase switch)

Switches clamp pulse phase.

If no signal input, 0.9  $\mu s$  pulse is output from the H-C/D circuit.

\*(0): 1 µs (3.4%) delay following HD stop phase, 0.8 µs (2.7%) pulse

(1): 0.5  $\mu s$  (1.7%) delay following HD stop phase, 0.8  $\mu s$  (2.7%) pulse

 FREQ DET SW (Horizontal/vertical frequency counter switch) Switches input signal used for horizontal/vertical frequency counter. This switch is controlled independently from INPUT SW. The detection result is output as read BUS data.
 \*(00): SYNC1 input (01): SYNC2 input (10)/(11): HD3/VD3 inputs

- INPUT SW (Input signal switch for synchronization)
  - Switches input signal used for synchronization.

\*(<u>00): SYNC1 input</u> (01): SYNC2 input (10)/(11): HD3/VD3 inputs

• HD PHASE (HD phase adjustment)

Adjusts phase of HD output from the sync circuit. The phase of the adjustment center value is the same as that of input H-SYNC or input HD. (Note) Synchronized VD width will change, when HD PHASE will be changed.

- (000000): -5% (H periodically)
- <u>\*(100000): 0%</u>
- (111111): 5%
- VD1-INV (VD1 output polarity switch)
  - Switches VD1 output (pin 22) polarity. When set to 0, negative VD input is output as negative VD. When set to 0, output from the sync circuit is output as negative VD.
    - \*<u>(0): Normal</u> (1): Inverse
- VD2-INV (VD2 output polarity switch)

Switches VD2 output (pin 23) polarity. When set to 0, negative VD input is output as negative VD. When set to 0, output from the sync circuit is output as negative VD.

\*<u>(0): Normal</u> (1): Inverse

### <u>toshiba</u>

#### **Read Mode**

•	POR (Power on reset)
	(0): Status read (at second data read and subsequent)
	(1): Power on (at first data read)
•	HD-IN (Input signal self-check result)
	Detects HD or H-SYNC input signal selected by INPUT SW.
	(0): No signal input (1): Signal input
٠	V FREQ DET (Vertical frequency of SYNC or VD input selected by FREQ DET SW)
	(0000000)~(0001100): No-VD
	(0001101): Vicinity of 162 Hz
	(1111110) : Vicinity of 17 Hz
	How to calculate vertical frequency (X):
	Convert V-FREQ DET read data into decimal and define the resulting value as Y.
	Where H-FREQUENCY is 15.75 kHz/31.5 kHz, $Z = 476.2 \ \mu s$
	Where H-FREQUENCY is 33.75 kHz/45 kHz, $Z = 474.1 \ \mu s$
	Vertical frequency $(X) = 1 \div (Y \times Z)$ [Hz]
	Error of Y is +1, -0. If vertical frequency is 162 Hz or more, the frequency cannot be accurately
	measured. Time constant used to separate V.SYNC from integrated C.SYNC is 9 $\mu$ s (error: ±1 $\mu$ s).
٠	H FREQ DET (Horizontal frequency of SYNC or HD input selected by FREQ DET SW)

- (0000000): No signal input (1111110): 53 kHz or more
- How to calculate horizontal frequency (X):

X, Y, and Z are defined same as for V FREQ.

<u>Horizontal frequency  $(X) = Y \div (5 \times Z) [kHz]</u>$ </u>

Error of Y is +1, -0. If horizontal frequency is 53 kHz or more, the frequency cannot be accurately measured. When V-SYNC or VD is not input, horizontal frequency cannot be measured, resulting in data = (0000000).


Note 1: The start trigger for frequency counting is the internal reset-pulse made from ACK of 2nd byte in BUS read mode. The counting period is between the first V-sync (VD) and the second V-sync (VD) after the trigger.

The counted data will have +1 or -0 error according to the read timing.

- To assume stable data reading;
  - 1. Set BUS reading interval more than 60 ms.
  - 2. Don't use the first data because it is unsettled.

are recommended.

Note 2: Ignore data (1111111). This data may be obtained in case the trigger pulse and the V-sync (VD) are simultaneous.



Decision algorithm (detection range, detection times and so on) should be determined under consideration of Note 1, Note 2 and the other factors such as signal strength, existence of ghost signal, H-AFC stability,  $I^{2}C$  BUS data transmission and so on via prototype TV set evaluation.


# <u>TOSHIBA</u>

### Data Transfer Format via I<sup>2</sup>C BUS


### Slave Address: D8/DA/DC<sub>H</sub>

A6	A5	A4	A3	A2	A1	A0	W/R
1	1	0	1	1	0/1	0/1	0/1


#### Start and Stop Condition



#### **Bit Transfer**




### Acknowledge




# <u>TOSHIBA</u>

### Data Transmit Format 1



### Data Transmit Format 2



### Data Receive Format

S	Slave address	1	Α	Received data 1	А	Received data 2	Α	Ρ
	↑ <sup>7 bit</sup> MSB			↑ <sup>8 bit</sup> MSB				

At the moment of the first acknowledge, the master transmitter becomes a master receiver and the slave transmitter. This acknowledge is still generated by this slave.

The Stop condition is generated by the master.

(\* important) The data read from THIS IC should always be completed in whole two words, not one word, otherwise the IICBUS may cause error.

### Optional Data Transmit Format: Automatic Increment Mode

S	Slave address	0	А	1	Sub address	А	Transmit data 1	 Transmit data 2	А	Р
	↑ <sup>7 bit</sup> MSB		Ν	∱ ∕ISE	7 bit		↑ <sup>8 bit</sup> MSB	↑ <sup>8 bit</sup> MSB		

In this transmission method, data is set on automatically incremented sub-address from the specified sub-address.

Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

### Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage	V <sub>CCmax</sub>	12	V
Input pin signal voltage	e <sub>inmax</sub>	9	V <sub>p-p</sub>
Power dissipation	P <sub>D</sub> (*1)	1250	mW
Power dissipation reduction rate	1/Qja	-10	mW/°C
Operating temperature	T <sub>opr</sub>	-20~65	°C
Storage temperature	T <sub>stg</sub>	-55~150	°C

Note: Refer to the figure below.




Figure P<sub>D</sub> - Ta Curve

### **Operating Condition**

Characte	eristics		Description	Min	Тур.	Max	Unit
Power supply voltag	e (V <sub>CC</sub> )	Pin 8		8.5	9.0	9.5	V
HD1, HD2, HD3 Inp	ut level	Pin 3, 1, 11		2.0	5.0	9.0	V
VD1, VD2, VD3 Inpu	ıt level	Pin 4, 2, 10		2.0	5.0	9.0	V <sub>p-p</sub>
	Synchronization	Pin 11		0.02		0.20	Н
HD3 input width	Frequency detection	Pin 11		0.45 μs	_	0.20 0.25H 47H 400	—
	Synchronization	Pin 10		1 μs	_	0.25H 47H	—
VD3 input width	Frequency detection	Pin 10		1	_		μs
SYNC1, SYNC2 Inp	ut level	Pin 21, 19, whi	ite 100% with negative sync	0.9	1.0	1.1	V <sub>p-p</sub>
HD1, HD2, VD1, VD Input current	2-OUT	Pin 13, 15, 22,	23	_	0.9	1.5	mA
DAC3 Input current		Pin 24		_	0.5	1.0	
Addross switching y	oltago	Pin 18	D8/D9 <sub>H</sub>	0	0	1.0	V
Address switching v	ullaye		DC/DD <sub>H</sub>	8.0	9.0	0.20 0.25H 47H 400 1.1 1.5 1.0	v

# <u>TOSHIBA</u>

### Electrical Characteristics ( $V_{CC} = 9 V$ , Ta = 25°C, unless otherwise specified)

### **Current Dissipation**

Pin Name	Symbol	Test Circuit	Min	Тур.	Max	Unit
V <sub>CC</sub>	ICC		32	38	44	mA

### **AC Characteristics**

### **Horizontal Block**

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Sync1/2 input horizontal sync phase	S <sub>1PH</sub>	—	(Note HA01)	0.6	0.7	0.8	μS
	S <sub>2PH</sub>	—		0.6	0.7	0.8	μσ
HD3 input horizontal sync phase	HD <sub>3PH</sub>	_	(Note HA02)	0.6	0.7	0.8	μS
Polarity distinction active range	HD-DUTY1	_		61	66	71	%
	HD-DUTY2	_	(NOLE HAUS)	48	53	58	70
	V <sub>thS10</sub>			0.040	0.070	0.100	
	V <sub>thS11</sub>	_		0.060	0.106	0.152	
	V <sub>thS12</sub>			0.081	0.142	0.203	
Sync1 input threshold amplitude	V <sub>thS13</sub>			0.102	0.178	0.255	V
Sync2 input threshold amplitude	11/2 input horizontal sync phase $11/2$ $11/$	V <sub>p-p</sub>					
	V <sub>thS21</sub>	—		0.060	0.106	0.8           0.8           0.100           0.152           0.203           0.255           0.100           0.255           0.100           0.152           0.203           0.255           0.365           0.85           0.85           0.85           1.75           1.63           1.22           1.22           1.15           0.955           5.3           0.65	
	V <sub>thS22</sub>	_		0.081	0.142	0.203	
	V <sub>thS23</sub>	_		0.102	0.178	0.255	
HD3 input threshold amplitude (Synchronization block)	V <sub>thHD3</sub>	_	(Note HA05)	0.65	0.75	0.85	V <sub>p-p</sub>
HD1 input threshold voltage	V <sub>thHD1</sub>	_		0.65	0.75	0.85	
ID2 input threshold voltage	V <sub>thHD2</sub>		(Note HA06)	0.65	0.75	0.85	V <sub>p-p</sub>
(SW block)	V <sub>thHD3</sub>			0.65	0.75	0.8           0.8           0.8           71           58           0.100           0.152           0.203           0.255           0.100           0.255           0.152           0.203           0.255           0.85           0.85           0.85           0.85           0.85           1.75           1.63           1.22           1.63           1.22           1.15           0.95           5.3           0.95           5.3           1.30	
	∆HP0–			2.86	3.18	3.49	
	∆HP0+			2.86	35         0.75         0.85           35         0.75         0.85           36         3.18         3.49           36         3.18         3.49           43         1.59         1.75		
	∆HP1–	_		1.43	1.59	1.75	μs
HD output phase adjustment variable	∆HP1+	_	(Nata 114.07)	1.43	1.59	1.75	
range	∆HP2–	_	(Note HAU7)	1.33	1.48	1.63	
$\frac{\Delta HP0-}{\Delta HP0+} - \frac{\Delta HP0-}{-}$ HD output phase adjustment variable range $\frac{\Delta HP1-}{\Delta HP1+} - \frac{\Delta HP1-}{-}$ (Note HA07) (	1.33	1.48	1.63				
	∆HP3–	_		1.00	1.11	1.22	
	∆HP3+	—		1.00	1.11	1.22	
	CP <sub>S0</sub>	—		0.85	1.00	1.15	_
	CP <sub>W0</sub>	_		0.65	0.80	0.95	μS
		_		4.7	5.0	5.3	V
	CP <sub>S1</sub>	_		0.35	0.50	0.65	
Clamp pulse phase/width/level	CP <sub>W1</sub>	_	(Note HA08)	0.65	0.80	0.95	μS
	CP <sub>V1</sub>			4.7	5.0	5.3	V
	CP <sub>S3</sub>			0		1	
	CP <sub>W3</sub>	<b>—</b>		0.50			μS
	CP <sub>V3</sub>	_		4.7	5.0	5.3	V

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Delayed HD pulse width	W <sub>d-HD</sub>	—	(Note HA09)	1.0	1.2	1.4	μS
	V13TH0	—		4.5	5.0	5.5	
	V13TL0	—		_	0.1	0.5	
	V13TH1			4.5	5.0	5.5	
HD1 output voltage	V13TL1			_	0.1	0.5	V
nd i ouipui voliage	V13TH2		—	4.5	5.0	5.5	v
	V13TL2			_	0.1	0.5	
	V13TH3			4.5	5.0	5.5	
	V13TL3				0.1	0.5	
	V15TH0			4.5	5.0	5.5	
	V15TL0	—			0.1	0.5	
	V15TH1			4.5	5.0	5.5	
	V15TL1				0.1	0.5	
HD2 output voltage	V15TH2	_	—	4.5	5.0	5.5	V
	V15TL2	_			0.1	0.5	
	V15TH3	_		4.5	5.0	5.5	
	V15TL3	_			0.1	0.5	
	V13IH0	_		4.5	5.0	5.5	
	V13IL0	_			0.1	0.5	
	V13IH1	_		4.5	5.0	5.5	
	V13IL1	_			0.1	0.5	
HD1 output voltage (polarity inverse)	V13IH2		—	4.5	5.0	5.5	V
	V13IL2				5.0         5.5           0.1         0.5           5.0         5.5           0.1         0.5           5.0         5.5           5.0         5.5           5.0         5.5		
	V13IH3	_		4.5	5.0	2         1.4           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1         0.5           0         5.5           1 <t< td=""><td></td></t<>	
	V13IL3	_			0.1		
	V15IH0	_		4.5	5.0	5.5	
	V15IL0	_			0.1	0.5	
	V15IH1			4.5	5.0	5.5	
	V15IL1			_	0.1	0.5	.,
HD2 output voltage (polarity inverse)	V15IH2	_	—	4.5	5.0	5.5	V
	V15IL2			_	0.1	0.5	
	V15IH3	_		4.5	5.0	5.5	
	V15IL3			_	0.1	0.5	
	ID1			310	385	460	
ACC share detection summer	ID2			310	385	460	•
AFC phase detection current	ID3		(Note HB01)	520	650	5.5         0.5         5.5         0	μA
	ID4			520	650		
VCO oscillation start voltage	V <sub>VCO</sub>		(Note HB02)	3.9	4.2	4.5	V
	TH00			1.4	1.8	2.2	
HD output pulse width	TH01			1.4	1.8	2.2	
(free-run)	TH10		(Note HB03)	1.4	1.8	2.2	μS
	TH11			1.4	1.8	2.2	

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
	F00	—		15.59	15.75	15.91	
	F01	_		31.19	31.5	31.82	
Horizontal free-run frequency	F10	_	(Note HB04)	33.41	33.75	34.09	kHz
	F11	—		44.55	45	45.45	
	F50	—		15.47	15.625	15.78	
	BH00	—		2.4	3.0	3.6	
Horizontal oscillation control sensitivity	BH01	_	(Note HB05)	4.8	6.0	7.2	kHz/V
	BH10	—		4.8	6.0	7.2	
	BH10	—		7.1	8.9	10.7	
	VDAC <sub>10</sub>	—		0.5	1.0	1.5	V
DAC1 output voltage	VDAC <sub>11</sub>	—		2.7	3.0	3.3	
DAC I oulput voltage	VDAC <sub>12</sub>	—		4.7	5.0	5.3	
	VDAC <sub>13</sub>	—		6.5	7.0	7.5	
	VDAC <sub>20</sub>	—		0.5	1.0	1.5	
DAC2 output voltage	VDAC <sub>21</sub>	—		2.7	3.0	3.3	V
DACZ oulput voltage	VDAC <sub>22</sub>	—		4.7	5.0	5.3	
	VDAC <sub>23</sub>	—		6.5	7.0	7.5	
DAC3 output voltage	VDAC <sub>30</sub>				0.5	0.7	v
DACS output voltage	VDAC <sub>31</sub>	—		8.5	8.8		v

### **Vertical Block**

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
VD1 input threshold voltage	V <sub>thVD1</sub>	—		0.65	0.75	0.85	
VD2 input threshold voltage VD3 input threshold voltage	V <sub>thVD2</sub>		(Note VA01)	0.65	0.75	0.85	V <sub>p-p</sub>
(SW block)	V <sub>thVD3</sub>	_		0.65	0.75	0.85	
VD3 input threshold voltage (synchronization block)	V <sub>thVD3</sub>	_	(Note VA02)	0.65	0.75	0.85	V <sub>p-p</sub>
	V22TH0	—			5.0	5.5	
	V22TL0	_		_	0.1	0.5	
	V22TH1	—		4.5	5.0	5.5	
	V22TL1	—		_	0.1	0.5	v
/D1 output voltage	V22TH2		—	4.5	5.0	5.5	v
	V22TL2	—		_	0.1	0.5	
	V22TH3	—		4.5	5.0	5.5	
	V22TL3	_		_	0.1	0.5	
	V23TH0	—		4.5	5.0	5.5	
	V23TL0			_	0.1	0.5	
	V23TH1			4.5	5.0	5.5	
	V23TL1	_		_	0.1	0.5	V
/D2 output voltage	V23TH2	_	—	4.5	5.0	5.5	
	V23TL2	_		_	0.1	0.5	
	V23TH3	_		4.5	5.0	5.5	
	V23TL3	_		_	0.1	0.5	
	V22IH0	_		4.5	5.0	5.5	- V
	V22IL0	_		_	0.1	0.5	
	V22IH1			4.5	5.0	5.5	
	V22IL1	_		_	0.1	0.5	
VD1 output voltage (polarity inverse)	V22IH2	_	—	4.5	5.0	5.5	
	V22IL2	_		_	0.1	0.5	
	V22IH3	_		4.5	5.0	5.5	
	V22IL3	_		_	0.1	0.5	
	V23IH0	—		4.5	5.0	5.5	
	V23IL0	_		_	0.1	0.5	
	V23IH1	—		4.5	5.0	5.5	
	V23IL1	_		_	0.1	0.5	
VD2 output voltage (polarity inverse)	V23IH2	_	—	4.5	5.0	5.5	V
	V23IL2	_		_	0.1	0.5	
	V23IH3	_		4.5	5.0	5.5	
	V23IL3	_		_	0.1	0.5	
	VP <sub>W0</sub>	_		251	286	321	
	VP <sub>W1</sub>	_		126	143	160	1
Vertical output pulse width	VP <sub>W2</sub>	_	(Note VA03)	117	133	150	μS
					1		1

### TA1318N

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
	FV0	—		26.02	26.35	26.67	
	FV1	_		39.21	39.75	40.30	
	FV3	_		52.20	52.98	53.77	
	FV4	_		54.24	55.06	55.89	
Vertical free-run frequency	FV5	_	(Note VA04)	91.28	92.98	94.69	Hz
Ventical free-run frequency	FV6	_		107.8	109.9	112.1	112
	FV20			57.0	60.0	63.0	
	FV21	_		57.0	60.0	63.0	
	FV22	_		57.0	60.0	63.0	
	FV23	_		57.0	60.0	63.0	
	FVPL0	_		311	321	332	
Vertical pull in range	FVPL1		(Note )/AOE)	624	643	663	Hz
Vertical pull-in range	FVPL2		(Note VA05)	668	689	710	
	FVPL3			891	918	947	
	15.75 kHz	_		9.6	11.8	14.0	
Sync input-VD output phase	31.50 kHz			5.7	6.8	7.9	
difference	33.75 kHz			5.3	6.4	7.5	μS
	45.00 kHz	_		4.4	5.2	6.0	

### Test Conditions and Measuring Method

Note	Item		SW Mode			Test Conditions and Measuring Method (V_{CC} = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
HA01	Sync1/2 input horizontal sync phase	с	b	а	b	(1) Set sub-address (02) 60.
				$\downarrow$	$\downarrow$	(2) SW19-a and SW21-b.
				b	а	(3) Input Signal a (horizontal 33.75 kHz ) to pin 21 (SYNC1-IN).
						(4) Set sub-address (02) 61.
						(5) Measure the phase difference S <sub>1PH</sub> between pin 21 and pin 6 (AFC filter) wave form.
						(6) SW19-b and SW21-a.
						(7) Input Signal a (33.75 kHz ) to pin 19 (SYNC2-IN).
						(8) Set sub-address (02) 01.
						(9) Measure the phase difference S <sub>2PH</sub> between pin 19 and pin 6 (AFC filter) wave form.
						Signal a $ \begin{array}{c} 29.63 \ \mu s \\ \hline 0.285 \ V \\ \end{array} $
						Pin 6 wave form

Note	Item		SWI	Vode		Test Conditions and Measuring Method (V <sub>CC</sub> = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
HA02	HD3 input horizontal sync phase	C	b	_	_	<ul> <li>(1) Set sub-address (00) 40 and (02) 82.</li> <li>(2) Input signal b (horizontal 31.5 kHz ) to pin 11 (HD3-IN).</li> <li>(3) Measure the phase difference HD<sub>3PH</sub> between pin 11 and pin 6 (AFC filter) wave form.</li> <li>31.75 μs</li> <li>31.75 μs</li> <li>31.75 μs</li> <li>31.75 μs</li> <li>4.5 V</li> <li>4.</li></ul>
HA03	Polarity distinction active range	C	b			(1) Set sub-address (00) 70 and (02) 82. (2) Input signal b ((horizontal 31.5 kHz ) to pin 11 (HD3-IN). (3) Decreasing the duty of signal b to 0% (get negative period shorter), measure the duty of Signal b (HD-DUTY1) when the phase between pin 11 and pin 13 (HD1-OUT) change. (4) Increasing the duty of Signal b to 100% (get negative period longer), measure the duty of Signal b (HD-DUTY2) when the phase between pin 11 and pin 13 (HD1OUT) change. (4) Increasing the duty of Signal b to 100% (get negative period longer), measure the duty of Signal b (HD-DUTY2) when the phase between pin 11 and pin 13 (HD1OUT) change. Signal b $31.75 \mu s$ Signal b $31.75 \mu s$ A A $* duty = A/(A + B) \times 100 (\%)$

Note	Item		SW N			Test Conditions and Measuring Method (V_{CC} = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
HA04	Sync1 input threshold amplitude	с	b	а	b	(1) Set sub-address (00) 0B and (02) 60.
	Sync2 input threshold amplitude			$\downarrow$	$\downarrow$	(2) Input Signal a (33.75 kHz) to pin 21 (SYNC1-IN)
				b	а	(3) Measure the sync. tip DC voltage of signal a on pin 21 (SYNC1-IN). (V <sub>sync11</sub> )
						(4) Supply external voltage via 100 k $\Omega$ to pin 21 and increase the voltage.
						(5) Measure the sync. tip DC voltage ( $V_{sync12}$ ) when HD-OUT desynchronizes with signal a calculate $V_{thS10}$ . $V_{thS10} = V_{sync12} - V_{sync11}$
						(6) Set sub-address (00) B1, B2 and B3 and calculate $V_{thS11}$ , $V_{thS12}$ and $V_{thS13}$ as well.
						(7) Calculate $V_{thS20}$ , $V_{thS21}$ , $V_{thS22}$ and $V_{thS23}$ against pin 19 (SYNC2-IN) in the same way as 4 to 6.
						Signal a $29.63 \ \mu s$ $- 0.593 \ \mu s$ $0.285 \ V$
HA05	HD3 input threshold amplitude (synchronization block)	С	b		—	<ol> <li>Set sub-address (00) 70 and (02) 62.</li> <li>Input Signal b (31.5 kHz) to pin 11 (HD3-IN).</li> <li>Increasing the voltage of Signal b from 0 V, measure the voltage of Signal b V<sub>thHD3</sub> when HD1-OUT lock.</li> </ol>
						Signal b

Note	Item		SWI	SW Mode		Test Conditions and Measuring Method (V_{CC} = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
HA06	HD1 input threshold voltage HD2 input threshold voltage HD3 input threshold voltage (SW block)	C	b	_	_	<ul> <li>(1) Set sub-address (00) 40.</li> <li>(2) Input Signal b (31.5 kHz) to pin 3 (HD1-IN).</li> <li>(3) Increasing the voltage of Signal b from 0 V, measure the voltage of Signal b V<sub>thHD1</sub> when HD1-OUT lock.</li> <li>(4) Measure the voltage of pin 1 V<sub>thHD2</sub>. Measure the voltage of pin 11 V<sub>thHD3</sub> as well.</li> </ul>

Note	Item		SW Mode			Test Conditions and Measuring Method (V_{CC} = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
HA07	HD output phase adjustment variable	с	b	_		(1) Set sub-address (00) 30.
	range					(2) Input Signal b (horizontal period T = 63.5 $\mu$ s) to pin 11 (HD3-IN).
						(3) Set sub-address (02) 02.
						(4) Change form 00 to 7C sub-address (03), then measure the phase change quantity (△HP0–) of pin 13 (HD1-OUT) wave form.
						(5) Change form 80 to FC sub-address (03), then measure the phase change quantity (△HP0+) of pin 13 (HD1-OUT) wave form.
						(6) When horizontal period of Signal b is T = 31.75 $\mu$ s measure $\Delta$ HP1– and $\Delta$ HP1+ as well.
						(7) When horizontal period of Signal b is T = 29.63 $\mu$ s measure $\Delta$ HP2– and $\Delta$ HP2+ as well.
						(8) When horizontal period of Signal b is T = 22.22 $\mu$ s measure $\Delta$ HP3– and $\Delta$ HP3+ as well.
						Signal b Pin 15 wave form data (00) Pin wave form data (7C) (80) Pin wave form data (FC) T $\mu$ S 1.5 V HP*- Pin wave form data (FC)

Note	Item		SWI	Mode		Test Conditions and Measuring Method (V <sub>CC</sub> = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
HA08	Clamp pulse phase/width/level	с	b	_	_	(1) Set sub-address (00) B0.
						(2) Input Signal a (horizontal 33.75 kHz) to pin 11 (HD3-IN).
						(3) Set sub-address (02) 02.
						(4) Measure the clamp pulse phase (CP <sub>S0</sub> ), width (CP <sub>W0</sub> ), output level (CP <sub>V0</sub> ) of pin 12 (CLP-OUT) against Signal a.
						(5) Set sub-address (02) 12.
						(6) Measure the clamp pulse phase (CP <sub>S1</sub> ), width (CP <sub>W1</sub> ), output level (CP <sub>V1</sub> ) of pin 12 (SCP-OUT) against Signal a.
					l	(7) Input no-signal to pin 11.
						(8) Measure the clamp pulse phase (CP <sub>S2</sub> ), width (CP <sub>W2</sub> ), output level (CP <sub>V2</sub> ) of pin 12 (SCP-OUT) against pin 13 (HD-OUT).
						Signal a Signal a Pin 12 wave form Pin 13 wave form Pin 12 wa

Note	Item		SW Mode			Test Conditions and Measuring Method (V $_{CC}$ = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)			
		S06	S18	S19	S21				
HA09	Delayed HD pulse width	с	b	_	_	(1) Set sub-address (00) 70.			
						(2) Input Signal b (horizontal 31.5 kHz) to pin 11 (HD3-IN).			
						(3) Set sub-address (02) 62.			
						(4) Measure the pulse width (WdHD) of pin 6 (AFC filter) wave form.			
						$\xrightarrow{31.75 \ \mu s}$			
						Signal b			
						Pin 6 wave form			

Note	Item		SWI	Node		Test Conditions and Measuring Method (V_{CC} = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
HB01	AFC phase detection current	OPEN	b	а	b	(1) BUS control data preset.
						(2) Horizontal oscillation frequency is 15.75 kHz (00).
						(3) SW6 open. Measure the Voltage of pin 6 V6 (no external supply).
						(4) Connect external supply with pin 6, and supply the voltage (V6).
						(5) Input signal (below figure) to pin 21 (SYNC1-IN). When INPUT SW is SYNC1-IN, measure V1 and V2 of pin 6 wave form.
					1	(6) Supply V6 – 0.1 V and V6 + 0.1 V to pin 6, then measure V3 and V4.
						(7) Calculate by following equations.
						ID1 [ $\mu$ A] = (V1 [V] ÷ 1 [ $k\Omega$ ]) × 1000
						ID2 [ $\mu$ A] = (V2 [V] ÷ 1 [ $k\Omega$ ]) × 1000
						ID3 [ $\mu$ A] = (V3 [V] ÷ 1 [ $k\Omega$ ]) × 1000
						ID4 [μA] = (V4 [V] ÷ 1 [kΩ]) × 1000
						63.5 μs       Pin 21 wave form       V1, V3       V1, V3       V2, V4
HB02	VCO oscillation start voltage					<ul> <li>(1) Increasing the voltage of pin 8 V<sub>CC</sub> form 2.5V, measure the voltage V<sub>VCO</sub> when pin 7 appear oscillation</li> </ul>
TIDUZ						wave form.

Note	Item		SW Mode			Test Conditions and Measuring Method (V <sub>CC</sub> = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
HB03	HD output pulse width (free-run)	C	b		_	<ul> <li>(1) BUS control data preset.</li> <li>(2) When horizontal oscillation frequency is 15.75 kHz (00), measure the output pulse width TH00 of pin 13 (HD1-OUT) wave form.</li> <li>(3) When horizontal oscillation frequency is 31.5 kHz (01), 33.75 kHz (10), 45 kHz (11), measure the output pulse width TH01, TH02, TH03 as well.</li> </ul>
HB04	Horizontal free-run frequency	OPEN	b			<ol> <li>BUS control data preset.</li> <li>SW6 open. When horizontal oscillation frequency is 15.75 kHz (00), measure the oscillation frequency F00 of pin 13 (HD1-OUT) wave form.</li> <li>When horizontal oscillation frequency is 31.5 kHz (01), 33.75 kHz (10), 45 kHz (11), measure the oscillation frequency F01, F10, F11 as well.</li> <li>When horizontal oscillation frequency is 15.75 kHz (00) and vertical free-run frequency is (101), measure the oscillation frequency F50 of pin 15 wave form.</li> </ol>
HB05	Horizontal oscillation control sensitivity	OPEN	b			<ol> <li>BUS control data preset.</li> <li>SW6 open.</li> <li>Connect external voltage with pin 6 . Horizontal oscillation frequency is 15.75 kHz (00). Supply V6 (about 6.3 V) + 0.05 V or V6 - 0.05 V to pin 6, then measure the frequency FA, FB of pin 13 (HD1-OUT) wave form. Calculate frequency changing ratio (BH00). BH00 = (FB - FA)/0.1</li> <li>When horizontal oscillation frequency is 31.5 kHz (01), 33.75 kHz (10), 45 kHz (11), calculate BH01, BH10, BH11 as wall.</li> </ol>


Note	ote Item SW Mod		Mode		Test Conditions and Measuring Method (V $_{CC}$ = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)	
		S06	S18	S19	S21	
VA01	VD1 input threshold voltage VD2 input threshold voltage VD3 input threshold voltage (SW block)	с	b			<ul> <li>(1) Set sub-address (00) 80.</li> <li>(2) Input Signal a (vertical 60 Hz) to pin 4 (VD1-IN).</li> <li>(3) Set sub-address (02) 00.</li> <li>(4) Increasing the voltage of Signal a from 0 V. measure the voltage of Signal b V<sub>thVD1</sub> when VD1-OUT lock.</li> <li>(5) Measure V<sub>thVD2</sub> and V<sub>thVD3</sub> against pin 2 and pin 10 as wall.</li> </ul>
VA02	VD3 input threshold voltage (synchronization block)	С	b			<ul> <li>(1) Set sub-address (00) 70.</li> <li>(2) Input Signal b (vertical 60 Hz) to pin 10 (VD3-IN).</li> <li>(3) Set sub-address (02) 03.</li> <li>(4) Increasing the voltage of Signal b from 0 V, measure the voltage of Signal a V<sub>thVD3</sub> when VD1-OUT lock.</li> </ul>

Note	Item		SWI	Mode		Test Conditions and Measuring Method (V_{CC} = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
VA03	Vertical output pulse width	С	b	_	_	(1) Input Signal a (horizontal 33.75 kHz) to pin 11 (HD3-IN).
						(2) Set sub-address (02) 02.
						(3) When sub-addrss (00) is B0, measure the pulse width VPW2 of pin 22 (VD1-OUT) wave form.
						(4) When sub-addrss (00) is 30, 70, F0, measure the pulse width VPW0, VPW1, VPW3 of pin 22 (VD1-OUT) wave form as well.
						Signal a Pin 22 wave form $29.63 \ \mu s$ V  period V  period V  period


Note	Item		SWI	Node		Test Conditions and Measuring Method (V $_{CC}$ = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
VA04	Vertical free-run frequency	С	b	_	_	(1) Input Signal a (horizontal 33.75 kHz) to pin 11 (HD3-IN).
						(2) Set sub-address (00) B0.
						(3) When sub-address (02) is 02, 22, 62, 82, A2 or C2, measure the frequency FV0, FV1, FV3, FV4, FV5 or FV6 of pin 22 (VD1-OUT) wave form.
						(4) Input no-signal to pin 3 (HD1-IN).
						(5) Set sub-address (02) 42.
						(6) When sub-address (00) is 30, 70, B0 or F0, measure the frequency FV20, FV21, FV22 or FV23 of pin 22 (VD1-OUT) wave form.
						Signal a Pin 22 wave form $29.63 \ \mu s$ $0.285 \ V$ $V \ period$ $V \ period$ $V \ PW^*$

Note	Item		SWI	Node		Test Conditions and Measuring Method (V <sub>CC</sub> = 9 V, Ta = 25 $\pm$ 3°C, unless otherwise specified)
		S06	S18	S19	S21	
VA05	Vertical pull-in range	С	b	_	_	(1) Input Signal a (horizontal period T = 63.5 $\mu$ s) to pin 11 (HD3-IN).
						(2) Set sub-address (02) 02.
						(3) Set sub-address (00) 30.
						(4) Input Signal C (vertical period initial T = 1ms) to pin 10 (VD3-IN). Increasing vertical period of Signal C, measure the frequency FVPL0 when pin 22 (VD1-OUT) wave form synchronize with Signal C.
						(5) Input Signal a (horizontal period T = $31.75 \ \mu$ s) to pin 11 (HD3-IN).
						(6) Set sub-address (00) 70.
						(7) Measure FVPL1 as well.
						(8) Input Signal a (horizontal period T = 29.63 $\mu$ s) to pin 11 (HD3-IN).
						(9) Set sub-address (00) B0.
						(10) Measure FVPL2 as well.
						(11) Input Signal a (horizontal period T = 22.22 $\mu$ s) to pin 11 (HD3-IN).
						(12) Set sub-address (00) F0.
						(13) Measure FVPL3 as well.
						Signal a V period (initial T = 1 ms)
						Signal c
						Pin 22 wave form

### **Test Circuit**




#### **Application Circuit 1 (Typical values)**



#### Application Circuit 2 (How to measure H/V frequency)

To measure H/V frequency of signal 2 (fH2: unknown) correctly, use two separated input terminals as the following figure. One is for frequency measuring (SYNC2-in) and the other is for the AFC (SYNC1-IN). And measure H/V frequency of signal 2 (fH2: unknown) on condition that AFC is stable (AFC locks in signal 1 (fH1: known).) or that AFC is free-run when SYNC1-IN is no-signal.




This IC's H/V frequency counting is done by internal pulse (A) which is made in AFC circuit. So, if AFC circuit doesn't lock in the regular frequency, the frequency of pulse (A) will not be correct and the H/V frequency data will not be showed correct data.

Decision algorithm of H/V frequency detection (detection range, detection times and so on) should be determined under consideration the factors such as signal strength, existence of ghost signal, H-AFC stability,  $I^2C$  BUS data transmission and so on via prototype TV set evaluation.

### **Package Dimensions**

SDIP24-P-300-1.78

Unit : mm



Weight: 1.22 g (typ.)

#### **RESTRICTIONS ON PRODUCT USE**

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
   In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.